Master Thesis Student (f/m/d) - In-line Graph Decompression for FPGA-based Graph Processing

What we offer

Our company culture is focused on helping our employees enable innovation by building breakthroughs together. How? We focus every day on building the foundation for tomorrow and creating a workplace that embraces differences, values flexibility, and is aligned to our purpose-driven and future-focused work. We offer a highly collaborative, caring team environment with a strong focus on learning and development, recognition for your individual contributions, and a variety of benefit options for you to choose from. Apply now!



The HANA Database Campus team organizes the work with students and the research activities within the HANA & Analytics teams.



Context of the project
Field-programmable gate arrays (FPGAs) have been shown to excel at speeding-up graph algorithms (Yao, 2018). However, even highly optimized graph processing accelerators still suffer from a memory bottleneck (Dann, 2021). Thus, FPGA resources remain underutilized and allow implementing additional processing steps without negatively impacting performance of existing parts of the design.


Goal of the project
The goal of this thesis is to combine graph compression techniques (Brisaboa, 2009; Claude, 2010) with a FPGA-based graph processing accelerator to virtually increase the memory bandwidth. This means utilizing an in-line decompression step paired with a highly effective graph compression technique to alleviate the memory bottleneck.


Tasks for the student

  • Implement graph decompression sub-system on FPGA
  • Combine with our graph processing accelerator
  • Analyze performance and resource usage


Related Work
Brisaboa, Nieves R., Susana Ladra, and Gonzalo Navarro. "k2-trees for Compact Web Graph Representation." International symposium on string processing and information retrieval. 2009.
Claude, Francisco, and Gonzalo Navarro. "Fast and compact web graph representations." ACM Transactions on the Web (TWEB). 2010.
Dann, Jonas, Daniel Ritter, and Holger Fröning. "Demystifying Memory Access Patterns of FPGA-Based Graph Processing Accelerators." Proceedings of the 4th ACM SIGMOD Joint International Workshop on Graph Data Management Experiences & Systems (GRADES) and Network Data Analytics (NDA). 2021.
Yao, Pengcheng, Long Zheng, Xiaofei Liao, Hai Jin, and Bingsheng He. "An Efficient Graph Accelerator with Parallel Data Conflict Management." Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques. 2018.



  • Student (f/m/d) at a university or a university of applied sciences
  • Preferred fields of study: Computer science or electrical engineering
  • Prior experience in graph processing
  • Prior experience in FPGA programming (beneficial)
  • Strong system level programming skills (e.g., C / C++)


Your set of application documents should contain a cover letter, a resume in table form, school leaving certificates, certificate of enrollment, current university transcript of records, copies of any academic degrees already earned, and if available, references from former employers (including internships). Please also describe your experience and skills in foreign languages and computer programs / programming languages.

#Workingstudent #Werkstudent #Internship #Praktikum #Thesis #Germany #Deutschland #Student #HANADatabaseStudent

We are SAP

SAP innovations help more than 400,000 customers worldwide work together more efficiently and use business insight more effectively. Originally known for leadership in enterprise resource planning (ERP) software, SAP has evolved to become a market leader in end-to-end business application software and related services for database, analytics, intelligent technologies, and experience management. As a cloud company with 200 million users and more than 100,000 employees worldwide, we are purpose-driven and future-focused, with a highly collaborative team ethic and commitment to personal development. Whether connecting global industries, people, or platforms, we help ensure every challenge gets the solution it deserves. At SAP, we build breakthroughs, together.


Our inclusion promise

SAP’s culture of inclusion, focus on health and well-being, and flexible working models help ensure that everyone – regardless of background – feels included and can run at their best. At SAP, we believe we are made stronger by the unique capabilities and qualities that each person brings to our company, and we invest in our employees to inspire confidence and help everyone realize their full potential. We ultimately believe in unleashing all talent and creating a better and more equitable world.

SAP is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to the values of Equal Employment Opportunity and provide accessibility accommodations to applicants with physical and/or mental disabilities. If you are interested in applying for employment with SAP and are in need of accommodation or special assistance to navigate our website or to complete your application, please send an e-mail with your request to Recruiting Operations Team: Americas: or, APJ:, EMEA:

EOE AA M/F/Vet/Disability:

Qualified applicants will receive consideration for employment without regard to their age, race, religion, national origin, ethnicity, age, gender (including pregnancy, childbirth, et al), sexual orientation, gender identity or expression, protected veteran status, or disability.

Successful candidates might be required to undergo a background verification with an external vendor.

 Requisition ID:311134 | Work Area: Software-Research | Expected Travel: 0 - 10% | Career Status: Student | Employment Type: Intern  | Additional Locations: 

Requisition ID:  311134
Posted Date:  Jan 10, 2023
Work Area:  Software-Research
Career Status:  Student
Employment Type:  Intern
Expected Travel:  0 - 10%

Walldorf, DE, 69190

Job alert

Job Segment: ERP, Cloud, Electrical Engineering, SAP, Computer Science, Technology, Engineering